Ideas Test


Provide hooks in the VHDL for user supplied FPGA processing on channel data

With support from the FPGA firmware design, include an interface protocol that would allow user defined VHDL for processing on any channel. This could be for processing during data capture or on the live data at the interface.

  • Avatar32.5fb70cce7410889e661286fd7f1897de Guest
  • Aug 2 2018
  • Attach files